

- 1 Cover Sheet
- 2 System Block Diagram
- 3 Intel LGA775 CPU - Signals
- 4 Intel LGA775 CPU - Power
- 5 Intel LGA775 CPU - GND
- 6 Intel Broadwater - CPU Signal
- 7 Intel Broadwater - Memory
- 8 Intel Broadwater - PCI Express
- 9 Intel Broadwater - GND
- 10 ICH8 - CPU/DMI/PCIE/LAN/SPI
- 11 ICH8 - ACLink/USB/SATA/GPIO
- 12 ICH8 - Power
- 13 Clock Gen. - ICS9LPRS514
- 14 Super I/O - Winbond W83627DHG
- 15 Azalia Codec - ALC883/888
- 16 Lan - RealTek 8111B/8101E
- 17 DDRII DIMM 1 & 2
- 18 DDRII DIMM 3 & 4
- 19 DDRII Termination
- 20 PCI Express x16 & x1
- 21 LPT / COM / KB / MS
- 22 USB / SATA Connectors
- 23 BTX Connector & Front Panel
- 24 ACPI Controller - MS7
- 25 Power Regulator - MS11
- 26 VRM 11 - Intersil 6312 / 6322
- 27 TPM 1.2 / FAN Controller
- 28 D-Sub Connector
- 29 IEEE 1394 - VIA VT6307 / VT6308P
- 30 PATA - Marvell 88SE6111
- 31 PCI 2.2 Slot 1 & 2
- 32 EMI Solution
- 33 Manual Parts
- 34 GPIO & Jumper Setting
- 35 Syatem Power OK Map
- 36 Syatem Power Delivery
- 37 Syatem Reset Diagram
- 38 System Clock Diagram
- 39 Project History

# MS-7362

Version : 0A

## CPU :

**Intel Conroe Family and Kentsfield Family Processor**  
**Intel Pentium D Processor 900 and 800 Sequence**  
**Intel Pentium 4 Processor 600 Sequence**

## System Chipset :

**Intel G965 - GMCH (North Bridge)**  
**Intel ICH8 (South Bridge)**

## On Board Chipset :

**Clock Gen. -- ICS9LPRS514**  
**Azalia Codec - ALC883 / ALC888**  
**LAN -- RealTek RTL8111B / RTL8101E**  
**VRM 11 - Intersil 6312 / 6322**  
**ACPI Controller -- MS7 / MS11**  
**IEEE 1394 -- VIA VT6308P**  
**PATA -- Marvell 88SE6111**  
**TPM 1.2 -- Infineon SLB9635TT1.2**  
**Super I/O -- Winbond W83627DHG**  
**SPI Flash 8Mb**

## Main Memory :

**2 Channel DDR II \* 4 (Max 8GB)**

## Expansion Slot :

**PCI Express x16 Slot \* 1**  
**PCI Express x1 Slot \* 1**  
**PCI Slot \* 2**




**PCI EXPRESS™**






ERP No.	Config Item	PlatForm or Option	Option Select
7362-A10	Cfg-STD	G965 + ICH8 + RTL8111B + ALC888 + VT6308P + 88SE6111 + W83627 DHG	STD


<b>MICRO-START INT'L CO.,LTD.</b>		
Title <b>Cover Sheet</b>		
Size	Document Number	Rev
	<b>MS-7362</b>	<b>0A</b>
Date: Friday, January 19, 2007	Sheet 1 of 39	




## Intel LGA775 CPU - Signals







	MSID1	MSID0
2005 Perf FMB	0	0
2005 Value FMB	0	NC
2006 65W FMB	0	NC

**MICRO-START INT'L CO.,LTD.**

Intel LGA775 CPU - GND

MS-7362

0A


Size


Document Number

Rev


Date: Friday, January 19, 2007

Sheet 5 of 39




















# ICH 8 PART 1/3



ICH8 H/W STRAPS				
SIGNAL	H	L	DES.	
SPKR	DIS	EN	REBOOT	
GNT3	DIS	EN	A16 OVERRIDE	
INTVRMEN/LAN100_SLP	EN	DIS	INTERNAL VRM	VCCL1 05.1, VCCL1 5
SATALED	NORM	REVERSE	PCIE 0-3 ORDER	
HDA_SDOUT	DFX/PCIE	N/A	XOR MODE/PCIE	PORT CONFIG BIT 1
HDA_SYNC	SET	N/A	PCIE PORT CONFIG	BIT 0 (1-4)
GNT2	N/A	SET	PCIE PORT CONFIG 2	BIT 0 (5-6)





LPC  
AC-LINK

USB

SM BUS  
POWER MGMT

MISC

# ICH 8 PART 2/3


S-ATA

GPIO




RTC







AMT

AFSC




Unused SATAxGP pins must be terminated using 8.2k ohm to 10k ohm pull-up resistors to VCC3.(For device hot swap)








[illegible]

# Clock Generator - ICS9LPRS514




Trace length less than 0.5inches















Azalia Codec - ALC883 / ALC888



**RealTek - RTL8111B-GR / RTL8101E-GR**

### Power Domain Chart


	RTL8111B	RTL8101E	RTL8111C
AVDD33	3.3V	3.3V	3.3V
AVDD18	1.8V	1.8V	1.2V
EVDD18	1.8V	1.8V	1.2V
DVDD15	1.5V	1.5V	1.2V
Q1	Need	N/A	N/A
Q2	Need	N/A	N/A

7 DATA\_A[0..63]


DIMM1




### DDR2 DIMM1



Place close to DIMM pin  
Address: 0000:0xA0



### DDR2 DIMM2



Place close to DIMM pin  
Address: 0001:0xA2

MSI MICRO-START INT'L CO.,LTD.

Link to the Future


DDR2 DIMM 1 & 2

Size Document Number MS-7362 Rev 0A

Date: Friday, January 19, 2007 Sheet 17 of 39

CHANNEL A

CHANNEL B




**MSI**  
Link to the Future  
**MICRO-START INT'L CO.,LTD.**

**DDR2 DIMM 3 & 4**


Size Document Number Rev  
**MS-7362** **0A**

Date: Friday, January 19, 2007 Sheet 18 of 39


CHANNEL A V\_SM\_VTT  
DECOUPLING CAPS




PLACED AT LEFT AND  
RIGHT ENDS OF  
VTT ISLAND




CHANNEL A ADDRESS/CONTROL  
STITCHING CAPS




CHANNEL B V\_SM\_VTT  
DECOUPLING CAPS




PLACED AT LEFT AND  
RIGHT ENDS OF  
VTT ISLAND




CHANNEL B ADDRESS/CONTROL  
STITCHING CAPS




Close to DIMM slot  
as possible




Close to DIMM slot  
as possible



Close to DIMM slot  
as possible



**PCI Express x 16 & x 1 Slot**





**Serial Port 1**

The schematic diagram illustrates the hardware configuration for Serial Port 1. The central component is the microcontroller **AZ75232GSTR-E1\_SSOP20-RH**. Its power supply pins are connected to a +12V and -12V supply through decoupling capacitors **C334** and **C337** (both **C0.1U16Y0402**) and diodes **D10** and **D11** (both **1N4148S**). The microcontroller's I/O pins are connected to a serial port connector **CN1** and a COM1 connector. The serial port connector is connected to a serial port module **X\_8P4C-180P50N**. The COM1 connector is connected to a serial port module **CONN-COM\_GREEN-RH**.

**Microcontroller Pin Connections:**

- VDD** (Pin 1) to **+12COM R** (Pin 19)
- VSS** (Pin 10) to **-12COM R** (Pin 10)
- RTSA#** (Pin 5) to **NRTSA** (Pin 6)
- DTRA#** (Pin 16) to **NDTRA** (Pin 7)
- SOUTA#** (Pin 15) to **NSOUTA** (Pin 8)


**Serial Port Connector (CN1) Pin Connections:**

- NDCDA#** (Pin 1) to **4** (Pin 4)
- NSOUTA** (Pin 3) to **6** (Pin 6)
- NSINA** (Pin 5) to **8** (Pin 8)
- NDTRA** (Pin 7) to **10** (Pin 10)
- NRTSA** (Pin 1) to **2** (Pin 2)
- NSOUTA** (Pin 3) to **4** (Pin 4)
- NCTSA#** (Pin 5) to **6** (Pin 6)
- NRIA#** (Pin 7) to **8** (Pin 8)


**COM1 Connector Pin Connections:**

- NDCDA#** (Pin 1) to **6** (Pin 6)
- NSINA** (Pin 2) to **7** (Pin 7)
- NSOUTA** (Pin 3) to **8** (Pin 8)
- NDTRA** (Pin 4) to **9** (Pin 9)
- NRIA#** (Pin 5) to **10** (Pin 10)


## Serial Port 2




# Serial ATA Connector and USB Connector




## REAR PANEL USB CONNECTOR FOR USB PORT 2,9




## REAR PANEL USB CONNECTOR FOR USB PORT 6,7




## FRONT PANEL USB CONNECTOR FOR USB PORT 0,1




## FRONT PANEL USB CONNECTOR FOR USB PORT 2,3




## FRONT PANEL USB CONNECTOR FOR USB PORT 4,5




## POWER CIRCUIT FOR USB PORT 0,1,2,3 (FRONT)




## POWER CIRCUIT FOR USB PORT 4,5 (FRONT)




## POWER CIRCUIT FOR USB PORT 6,7,8,9 (REAR)




## BTX Connector




## Intel Front Panel



## BUZZER



## HDD LED



# ACPI Controller


## 3VSB MODE SELECT

3VSB MODE	3V5LDEC#
SINGLE MOSFET	PULL HIGH
DUAL MOSFET	PULL LOW


## VDIMM LINEAR OR PWM SELECT

VDIMM MODE	EXTRAM
LINEAR REGULATOR	PULL LOW
PWM REGULATOR	PULL HIGH

## 5V DUAL Power (USB)




## 5VDIMM(DDRII Power)




## DDR AND DDR II VOLT SELECT

DORTYPE (pin9)	DDR Voltage
Pull Low	2.5V
Pull High	1.8V

11,13,14,17,18,20,26 SMBCLK\_MAIN  
11,13,14,17,18,20,26 SMBDATA\_MAIN  
11,26 VRM\_GD  
6,11 PWRGD




## CPU VTT select




VTT_SEL = L	V_FSB_VTT=1.1V	For future KENTSFIELD processor. (FSB1333, Quad-Core)
VTT_SEL = H	V_FSB_VTT=1.2V	For normal processors.

## VCC3\_SB Power




## DDR VTT Power (1.2A)




## VCC\_DDR 1.8V (25A)

16.92W + 6.714W + 1.08W + 7.2W + 3.3W + 2.1W = 37.314W  
 37.314 / 1.8 = 20.73A  
 20.13 x 1.15 = 23.84A




## ICH8 1.5V Power (3.6A)

1.5 x 2.2 + 2.1 = 5.4  
 5.4 / 1.5 = 3.6




## GMCH/ICH8 1.25V Power (21.3A)



## ICH8 1.05V Power (2A)

1.05 x 2 = 2.1







**MSI**  
 Link to the Future  
**MICRO-START INT'L CO.,LTD.**

Power Regulator - MS11		
Size	Document Number	Rev
	<b>MS-7362</b>	<b>0A</b>
Date:	Friday, January 19, 2007	Sheet 25 of 39

# ATX12V Power Connector

CP1,CP2,CP3,CP4,  
CP5,CP6 PLACE ON  
THE SOLDER SIDE,  
CLOSE INDUCTOR



Ceramic Cap.  
C11-1067017-T04  
CAP MLCC,10uF,6.3V,X5R,1206,20%,1.6mm,RoHS COMPLIANCE





OS-CON Cap.  
Main source : C94-6810421-P01  
CAP EL,680uF,4V,DIP-8x9/3.5mm(NOT SLEEVE),20%,28mOhm,900mA,105C,2000hrs,RoHS COMPLIANCE  
Second source : C94-6810411-O02  
CAP EL,680uF,4V,DIP-8x8/3.5mm,20%,28mOhm,750mA,105C,2000hrs,RoHS COMPLIANCE

High Side MOS  
D03-0903BDB-N03  
DIS MOSFET-N,NIKO/P0903BDG,TO252,50A,25V,-/-20V,9.5mohm(10V/25A),1V,3V,1800pF,50nC,RoHS COMPLIANCE  
Low Side MOS  
D03-70N023B-N03  
DIS MOSFET-N,NIKO/P70N02LDG,TO252,65A,25V,±20V,8.5mOhm(10V/25A),1V,1.6V,3V,1200pF,1800pF,25nC,50nC,RoHS COMPLIANCE

BOTTOM PAD CONNECT  
TO GND Through 8 VIAs



VR Configuration	Starting Current	Ending Current	Dynamic Current Step	VTT Rise Time
775_VR_Config_04A	23A	78A	55A	800ns
775_VR_Config_04B	24A	119A	95A	800ns
775_VR_Config_05A	20A	85A	65A	50ns
775_VR_Config_05B	30A	125A	95A	50ns
775_VR_Config_06B	25A	65A	TBD	50ns

For EMI solution 2007/01/17  
Q39 GND on +12VP\_FET  
Q43 GND on +12VP\_FET  
Q47 GND on +12VP\_FET  
Reverse at bottom side






# TPM 1.2 / FAN Controller











# Video Connector






# PCI Express To SATA / PATA Bridge



### **PCI 2.2 Slot 1 & 2**

**PCI SLOT 1 (PCI VER: 2.2 COMPLY)**




```

IDSEL = AD16
MASTER = PREQ#0
PIRQ#A

```

PCI SLOT 2 (PCI VER: 2.2 COMPLY)




```


IDSEL = AD17
MASTER = PREQ#1
PIRQ#B

```

### PCI PULL-UP / DOWN RESISTORS




### PCI SLOT DECOUPLING CAPACITORS




Please close to slot power pin

**EMI Solution**

 <b>MICRO-START INT'L CO.,LTD.</b>		
Title <b>EMI Solution</b>		
Size	Document Number <b>MS-7362</b>	Rev <b>0A</b>
Date: Friday, January 19, 2007	Sheet 32 of 39	



## Manual Part




MS-7241-1.0,RED OSP  
P80-0727810-D05  
P80-0727810-Y34




BAT-BCR2032P-RH



H1X2\_BLACK-RH





For Intel P965 push pin heat sink




For Intel ICH8 push pin heat sink


## Optics Orientation Holes



## PCB Mounting Holes



## Simulation



## ICH8DH GPIO Pin Definition

GPIO Pin	Type	Default	Function	Power	Multi-Function	Pin-out
GPIO 0	I/O	GPI	Pull-up to VCC3 with 10K	VCC3	Yes	AF9
GPIO 1	I/O	GPI	Pull-up to VCC3 with 10K	VCC3	Yes	AF5
GPIO 2	I/O	GPI	PIRQ#E pull-up to VCC3 with 10K	VCC3		D5
GPIO 3	I/O	GPI	PIRQ#F pull-up to VCC3 with 10K	VCC3		F10
GPIO 4	I/O	GPI	PIRQ#G pull-up to VCC3 with 10K	VCC3		G11
GPIO 5	I/O	GPI	PIRQ#H pull-up to VCC3 with 10K	VCC3		F9
GPIO 6	I/O	GPI	Pull-up to VCC3 with 10K	VCC3	Yes	AE6
GPIO 7	I/O	GPI	Pull-up to VCC3 with 10K	VCC3	Yes	AC8
GPIO 8	I/O	GPI	SIO_PME# connect to SIO,pull_up VCC3_SB with 10k	VCC3_SB	No	AE16
GPIO 9	I/O	MGPIO3	Pull-up to VCC3_SB with 10K directly	VCC3_SB	Yes	AG18
GPIO 10	I/O	GPI	Pull-up to VCC3_SB with 10K directly	VCC3_SB	Yes	AF20
GPIO 11	I/O	SMBALERT#	SMB_ALERT# pull-up to VCC3_SB with 10K	VCC3_SB		AF21
GPIO 12	I/O	GPI	Clear password pull-up to VBT with 1M	VBT	No	AC19
GPIO 13	I/O	GPI	Pull-up to VCC3_SB with 10K directly	VCC3_SB	No	AF18
GPIO 14	I/O	GPI	Pull-up to VCC3_SB with 10K directly	VCC3_SB	Yes	AH24
GPIO 15	I/O	GPO	NC	VCC3_SB	No	AE21
GPIO 16	I/O	GPO	SIO_HWM_INT,pull_up VCC3 with 10K(change to GPI)		No	AE11
GPIO 17	I/O	GPI	Pull-up to VCC3 with 10K directly	VCC3		AC7
GPIO 18	I/O	GPO	NC		No	AC11
GPIO 19	I/O	GPI	Pull-up to VCC3 with 10K	VCC3		AD8
GPIO 20	I/O	GPO	NC		No	AG8
GPIO 21	I/O	GPI	Pull-up to VCC3 with 10K	VCC3		AB11
GPIO 22	I/O	GPI	Pull-up to VCC3 with 10K	VCC3	Yes	AE7
GPIO 23	I/O	LDRQ1#	LDRQ_1# pull_up VCC3 with 10K	VCC3	Yes	C3
GPIO 24	I/O	GPO	NC		Yes	AG23
GPIO 25	I/O	GPO	NC	3.3V_SB	No	AH17
GPIO 26	I/O	GPO	S4 STATE			AH25
GPIO 27	I/O	GPO	NC	3.3V_SB		AD20
GPIO 28	I/O	GPO	NC			AD15
GPIO 29	I/O	OC5#	OC#3 connect to USB connector	3.3V_SB		AE15
GPIO 30	I/O	OC6#	OC#4 connect to USB connector	3.3V_SB		AG13
GPIO 31	I/O	OC7#	OC#4 connect to USB connector	3.3V_SB		AF14
GPIO 32	I/O	GPO	SIO_SMI# connect to SIO,pull up VCC3 with 10k	VCC3	No	AH7
GPIO 33	I/O	GPO	NC		No	AG7
GPIO 34	I/O	GPO	NC		No	AG12
GPIO 35	I/O	GPO	NC			AD12
GPIO 36	I/O	GPI	Pull-up to VCC3 with 10K directly	VCC3		AF8
GPIO 37	I/O	GPI	Pull-up to VCC3 with 10K directly	VCC3		AD9
GPIO 38	I/O	GPI	Pull-up to VCC3 with 10K directly	VCC3		AH6
GPIO 39	I/O	GPI	Pull-up to VCC3 with 10K directly	VCC3		AC10
GPIO 40	I/O	OC1#	OC#1 connect to USB connector	VCC3		AH14
GPIO 41	I/O	OC2#	OC#2 connect to USB connector	VCC3		AG14
GPIO 42	I/O	OC3#	OC#2 connect to USB connector	VCC3		AG15
GPIO 43	I/O	OC4#	OC#3 connect to USB connector	VCC3		AH15
GPIO 44	I/O	GPI	Pull-up to VCC3 with 10K directly	VCC3		AF7
GPIO 45	I/O	CPUPWRGD	H_PWRGD connect to CPU	VTT_OUT		AF25
GPIO 46	I/O	REQ1#	REQ1 pull-up to VCC5 with 10K	VCC5	Yes	C16
GPIO 47	I/O	GNT1#	GNT1#		Yes	A15
GPIO 48	I/O	REQ2#	REQ2 pull-up to VCC5 with 10K	VCC5	Yes	B16
GPIO 49	I/O	GNT2#	GNT2#		Yes	D17
GPIO 50	I/O	REQ3#	REQ3 pull-up to VCC5 with 10K	VCC5	Yes	A9
GPIO 51	I/O	GNT3#	GNT3#		Yes	B9

## PCI Configuration

DEVICE	MCP1 INT Pin	REQ#/GNT#	IDSEL	CLOCK	PCI Reset
VIA VT6308P	PIRQ#E	PREQ#3 PGNT#3	AD23	1394_PCLK	PCIRST#2
PCI slot 1	PIRQ#A	PREQ#0 PGNT#0	AD16	PCI_CLK0	PCIRST#1
PCI slot 2	PIRQ#B	PREQ#1 PGNT#1	AD17	PCI_CLK1	PCIRST#1

## DDRII DIMM Config.

DEVICE	ADDRESS	CLOCK
DIMM 1	0A0H	P_DDR0_A / N_DDR0_A P_DDR1_A / N_DDR1_A P_DDR2_A / N_DDR2_A
DIMM 2	0A2H	P_DDR3_A / N_DDR3_A P_DDR4_A / N_DDR4_A P_DDR5_A / N_DDR5_A
DIMM 3	0A4H	P_DDR0_B / N_DDR0_B P_DDR1_B / N_DDR1_B P_DDR2_B / N_DDR2_B
DIMM 4	0A6H	P_DDR3_B / N_DDR3_B P_DDR4_B / N_DDR4_B P_DDR5_B / N_DDR5_B

## SMBus Distribution


SMBus	Power	Load
SMBDATA_MAIN SMBCLK_MAIN	VCC3_SB	ICH8 , Clock Gen , Super I/O , DDR II , PCI Express x16 , PCI Express x1 , MS7 , PWM


## Jumper Setting


JBAT1	(1-2) Normal	(2-3) Clear
-------	--------------	-------------


## PCI Reset Device

Signal	Device
PLTRST#	MS7 , NB
PCIRST_ICH8#	MS7
PCIRST#1	PCI1 , PCI2 , PCIE x16 , PCIE x1
PCIRST#2	VT6308P , 88SE6111
PCIRST#3	TPM , Super I/O











- 2006-12-29
1. Create new schematic for 7362-0A
- 2007-01-02
1. New schematic net-in
- 2007-01-03
1. Placement and Layout